EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	220	(helper speculative) adj thread	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/25 07:50
L2	145	1 and @ay<="2003"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/25 07:52
L3	2543	717/106,149-150,151-158.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/25 07:52
L4	54	708/233.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/25 07:52
L5	1307	712/205-207,219.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/25 07:52
L6	26	1 and (L3 L4 L5)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/25 07:55
L7	25	1 same (compil$4 with generat$4)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/25 07:56
S1	2537	717/106,149-150,151-158.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/25 07:49
S2	987	712/205-207.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/22 15:56

EAST Search History

S3	54	708/233.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/22 15:55
S4	1307	712/205-207,219.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/23 09:00
S5	21	speculativ$4 adj precomput$5	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/23 09:10
S6	2126	712/205-207,219,225,235.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/23 09:00
S7	1991	717/149,151,158.ccls. 712/225,235. ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/23 09:02
S8	2541	717/106,149-150,151-158.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/23 09:10
S9	987	712/205-207.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/23 09:10
S10	10	S5 and (S8 S9 S6)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/23 09:11
S11	3529446	(depend$5 schedul$4 syncroniz$4 slic$4)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/23 09:15
S12	19	S5 and S11	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/23 09:16

EAST Search History

S13	0	S5 and (depend$5 and schedul$4 and syncroniz$4 and slic$4)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/23 09:15
S14	63	(bottom adj up) with resource	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/23 09:18
S15	3	S14 same thread	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/23 09:17
S16	25	S14 and @ay<="2002"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/23 09:18
S17	302	thread with expir$4 with time	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/24 09:56
S18	2541	717/106,149-150,151-158.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/24 09:53
S19	7	S17 and S18	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/24 09:53
S20	1031	thread with releas$4 with time	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/24 09:55
S21	12	S20 and S18	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/24 09:55
S22	33	thread with kill$4 with time	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/24 09:56

Scholarly articles for **Exploiting hardware performance counters with flow and context sensitive profiling**

Exploiting **hardware performance counters** with **flow** and ... - Ammons - Cited by 186
The Jalapeño dynamic optimizing compiler for Java - Burke - Cited by 199
Complete removal of redundant computations - Bodik - Cited by 27

Exploiting Hardware Performance Counters with Flow and Context ...

BibTeX entry: (Update) G. Ammons, T. Ball, and J. Larus. **Exploiting hardware performance counters with flow and context sensitive profiling**. ...
citeseer.ist.psu.edu/ammons97**exploiting**.html - 26k - Cached - Similar pages

Exploiting Hardware Performance Counters with Flow and Context ...

Exploiting Hardware Performance Counters. with **Flow and Context Sensitive Profiling**. Glenn Ammons. Thomas Ball. James.R. Larus*. Dept. of Computer Sciences ...
portal.acm.org/citation.cfm?doid=258915.258924 - Similar pages

Exploiting hardware performance counters with flow and context ...

Exploiting hardware performance counters with flow and context sensitive profiling ...
BL94 Thomas Ball , James R. Larus, Optimally **profiling** and tracing ...
portal.acm.org/citation.cfm?id=258924&dl=ACM&coll=GUIDE - Similar pages
[More results from portal.acm.org]

LNCS 4339 - Using Platform-Specific **Performance Counters** for ...

Exploiting hardware performance counters. with **flow and context sensitive profiling**. In Proc. of the ACM SIGPLAN 1997. conference on Programming language ...
www.springerlink.com/index/01703775gp236201.pdf - Similar pages

Using **Hardware Performance** Monitors to Understand the Behavior of ...

Exploiting hardware performance counters with flow and context sensitive profiling. ACM SIGPLAN Notices, 32(5):85-96, May 1997. ...
usenix.com/events/vm04/tech/full_papers/sweeney/sweeney_html/main_30.html - 12k - Cached - Similar pages

[PS] Load Scheduling with **Profile** Information

File Format: Adobe PostScript - View as Text
Exploiting hardware performance counters with flow and. **context sensitive profiling**. In Proceedings of the SIGPLAN '97 Conference on Programming ...
ftp://ftp.cs.umass.edu/pub/osl/papers/load_sched_w_profile_info-europar00.ps.gz - Similar pages

Computational Science - Iccs 2004 - Google Books Result

by Marian Bubak - 2004 - Computers - 1377 pages
Exploiting Hardware Performance Counters with Flow and Context Sensitive Profiling. In Proceedings of PLDI '97, June 1997. 2. JM Anderson, LM Berc, J. Dean, ...
books.google.com/books?isbn=3540221166...

Whole program path **profiling** - US Patent 6327699

Ammons, G., et al., "**Exploiting Hardware Performance Counters with Flow and Context Sensitive Profiling**", Proceedings of the 1997 ACM SIGPLAN Conference on ...

www.patentstorm.us/patents/6327699.html - 20k - Cached - Similar pages

[PDF] Adaptive Online **Context-Sensitive** Inlining
File Format: PDF/Adobe Acrobat - View as HTML
Context-sensitive profile-directed inlining will inline MyKey. ..... **Exploiting hardware**. **performance counters with flow and context sensitive** profil- ...
www.cs.virginia.edu/kim/docs/cgo03.pdf - Similar pages

[PDF] A Tool Suite for Simulation Based Analysis of Memory Access Behavior
File Format: PDF/Adobe Acrobat - View as HTML
Exploiting Hardware Performance Counters. with **Flow and Context Sensitive Profiling**. In Proceedings of PLDI '97, June 1997. ...
valgrind.org/docs/callgrind2004.pdf - Similar pages

1 2 3 4 5 6 7 8 9 10 **Next**

Web Results 1 - 10 of about 1,580,000 for threaded multiple path execution. (0.13 seconds)

Threaded Multiple Path Execution - Wallace, Calder, Tullsen ...
This paper presents **Threaded** Multi **Path Execution** TME which exploits existing hardware on a Simultaneous Multithreading SMT processor to speculatively ...
citeseer.ist.psu.edu/41466.html - 24k - Cached - Similar pages

Threaded Multiple Path Execution
Threaded Multiple Path Execution. Steven Wallace, Brad Calder, and Dean Tullsen. 25th International Symposium on Computer Architecture, pages 238-249, ...
www.cs.ucsd.edu/~calder/abstracts/ISCA-98-TME.html - 2k - Cached - Similar pages

[PDF] **Threaded Multiple Path Execution**
File Format: PDF/Adobe Acrobat - View as HTML
Threaded Multiple Path Execution. Steven Wallace. Brad Calder. Dean M. Tullsen. Department of Computer Science and Engineering ...
www.princeton.edu/~rblee/ELE572Papers/**Threaded**Multi**pathExecution**.pdf - Similar pages

Threaded multiple path execution
Threaded multiple path execution. Technical Report CS97-551, University of California, San Diego, 1997. 12 Kenneth C. Yeager, The MIPS R10000 Superscalar ...
portal.acm.org/citation.cfm?id=279361.279392 - Similar pages

Welcome to IEEE Xplore 2.0: **Threaded multiple path execution**
Threaded multiple path execution Wallace, S. Calder, B. Tullsen, D.M. Dept. of Comput. Sci. & Eng., California Univ., San Diego, La Jolla, CA; ...
ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=694778 - Similar pages

[PDF] **Multiple-Path Execution** for Chip Multiprocessors
File Format: PDF/Adobe Acrobat - View as HTML
Index Terms—Chip multiprocessor, **multiple-path execution**, **thread** speculation. .....
Threaded multiple path execution. In Proceedings of the 25 ...
tbp.berkeley.edu/~jdonald/research/cmp/chidester_MPE2003.pdf - Similar pages

[PDF] **Multiple-Path Execution** for Chip Multiprocessors
File Format: PDF/Adobe Acrobat - View as HTML
Index Terms—Chip multiprocessor, **multiple-path execution**, **thread** speculation. 1 INTRODUCTION. Advancements in integrated circuit technology over the past ...
www.hcs.ufl.edu/pubs/MPE2003.pdf - Similar pages

Multiple-path execution for chip multiprocessors
Keywords: Chip multiprocessor; **Multiple-path execution**; **Thread** speculation. 1. Introduction. Advancements in integrated circuit technology ...
linkinghub.elsevier.com/retrieve/pii/S1383762103000420 - Similar pages

[PDF] Instruction Recycling on a **Multiple-Path** Processor
File Format: PDF/Adobe Acrobat - View as HTML
2 **Threaded Multiple Path Execution**. A simultaneous multithreading processor allows **multiple**. threads of **execution** to issue instructions to the functional ...
www.cse.ucsd.edu/~calder/papers/HPCA-99-Recycle.pdf - Similar pages

[PPT] Annual Report
File Format: Microsoft Powerpoint - View as HTML
"**Threaded Multiple Path Execution**". Concept of TME; When there are fewer threads in an SMT processor than hardware contexts, **threaded** multi-**path execution ...**
www.ece.rochester.edu/~mihuang/TEACHING/OLD/ECE404_SPRING03/multi**path**.ppt - Similar pages

1 2 3 4 5 6 7 8 9 10 **Next**
